

Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11) EP 0 843 247 A2

(12)

## EUROPEAN PATENT APPLICATION

(43) Date of publication:  
20.05.1998 Bulletin 1998/21

(51) Int. Cl.<sup>6</sup>: G05F 1/46

(21) Application number: 97120192.6

(22) Date of filing: 18.11.1997

(84) Designated Contracting States:  
AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC  
NL PT SE  
Designated Extension States:  
AL LT LV MK RO SI

(72) Inventor: Ochi, Masatoshi  
Minato-ku, Tokyo (JP)

(74) Representative:  
Glawe, Delfs, Moll & Partner  
Patentanwälte  
Postfach 26 01 62  
80058 München (DE)

(30) Priority: 19.11.1996 JP 307894/96

(71) Applicant: NEC CORPORATION  
Tokyo (JP)

### (54) Regulator built-in semiconductor integrated circuit

(57) A semiconductor integrated circuit includes an internal circuit, a first external power supply connection terminal, a regulator, an external control terminal, transistors, and a second external power supply connection terminal. The internal circuit has first and second operation modes. The internal circuit is driven with different power supply voltages in the first and second modes. An external power supply voltage is supplied to the first external power supply connection terminal when at least the first operation mode is selected. The regulator steps down the external power supply voltage supplied from the first external power supply connection terminal, and supplies the stepped-down voltage to the internal circuit. The external control terminal receives an ON/OFF control signal corresponding to the first or second operation mode. The transistors set the regulator in an enable/disable state based on the ON/OFF control signal supplied from the external control terminal. The second external power supply connection terminal directly supplies the external power supply voltage to the internal circuit when the second mode is selected.




FIG. 1

EP 0 843 247 A2

## Description

### Background of the Invention

The present invention relates to a semiconductor integrated circuit having a built-in regulator that steps down an external power supply voltage and supplies it to an internal circuit and, more particularly, to a regulator built-in semiconductor integrated circuit which can be used in both the low-voltage/low-consumption current mode and the high-voltage/high-speed operation mode.

Conventionally, semiconductor integrated circuits having equivalent functions are provided as different chips having different design specifications if they have different conditions for use, e.g., different current consumption and a different operation speed. For example, a semiconductor integrated circuit which has a low operation speed but operates with a low current consumption has a built-in regulator which steps down an external power supply voltage and supplies it to an internal circuit. In contrast to this, in a semiconductor integrated circuit which is designed to achieve a high-speed operation, its internal circuit is driven by a voltage substantially equal to the external power supply voltage, so that it operates at a high speed.

If these semiconductor integrated circuits have a common function, they often have a common internal circuit that achieves a specific function as the semiconductor integrated circuit. In this case, one semiconductor integrated circuit can be desirably used in different modes under different conditions, i.e., different current consumptions and different clock frequencies.

More specifically, if one semiconductor integrated circuit can be used in both the low-voltage/low-consumption current mode and the high-voltage/high-speed operation mode, semiconductor integrated circuits that can be used in different conditions can be manufactured with a common mask. This is preferable in terms of the manufacturing process and manufacturing cost as well. Even if the use conditions differ, since a common internal circuit is used, common software that operates the semiconductor integrated circuit can be used.

Fig. 3 shows the arrangement of a conventional regulator built-in semiconductor integrated circuit. Referring to Fig. 3, a semiconductor integrated circuit 3 has an internal circuit 34 for receiving data I0 to Ip and outputting data O0 to Oq, and a regulator 32 for supplying power to the internal circuit 34. The regulator 32 is built in the semiconductor integrated circuit 3, and steps down an external power supply voltage VDDM, e.g., 5 V, which is supplied to an external power supply connection terminal 31, to 2.8 V and supplies the stepped-down voltage to the internal circuit 34 through an internal power supply wiring 33. This decreases current consumption.

In this arrangement, the semiconductor integrated

circuit 3 operates with a 6-MHz clock frequency and, decreases power consumption of the internal circuit 34. A terminal 35 is a connection terminal to which a capacitance (capacitor) 36 is connected to stabilize the output voltage of the regulator 32.

Fig. 4 shows the arrangement of the regulator 32 shown in Fig. 3. Referring to Fig. 4, the regulator 32 is constituted by a reference voltage generating circuit 321, a comparator 322, an output control transistor 323, and an output resistor 324. The reference voltage generating circuit 321 generates a reference voltage. The comparator 322 compares the reference voltage with the output voltage of the regulator 32 and outputs a control signal corresponding to a difference between them. The output control transistor 323 controls the output of the regulator 32 based on the control signal output from the comparator 322. The output resistor 324 is connected in series with the output control transistor 323.

In the regulator 32 having the above arrangement, the comparator 322 compares the output voltage with the reference voltage. A difference signal between the output voltage and reference voltage drives the output control transistor 323 to supply a predetermined voltage to the internal circuit 34 through the internal power supply wiring 33. An external voltage is supplied to the reference voltage generating circuit 321 and comparator 322 through the external power supply connection terminal 31.

In the conventional semiconductor integrated circuit 3 described above, however, since only the voltage which is stepped down by the regulator 32 is supplied to the internal circuit 34 through the internal power supply wiring 33, an external power supply voltage cannot be supplied to the internal circuit 34. Even when the internal circuit 34 can be operated at a high speed with a 12-MHz clock frequency by supplying, e.g., an external power supply voltage 5 V, to it, the semiconductor integrated circuit 3 having the built-in regulator 32 cannot be used in an application that requires a high-speed operation with a higher clock frequency.

This also applies to a case wherein the output voltage of the regulator 32 is variable and the external power supply voltage is to be supplied from the external power supply connection terminal 31 through the regulator 32. More specifically, since a voltage drop occurs in the output control transistor 323, the external power supply voltage of 5 V cannot be directly supplied to the internal circuit 34.

When the external power supply voltage is to be directly supplied from the external power supply connection terminal 31 to the internal circuit 34, a switching transistor must be arranged on the line extending from the external power supply connection terminal 31 to the internal power supply wiring 33. In this case, a power capacity W of the switching transistor must be sufficiently large so that the switching transistor has a current supply ability that can cope with a change in load. Then, a large layout area is needed, leading to a large

chip size.

### Summary of the Invention

It is an object of the present invention to provide a regulator built-in semiconductor integrated circuit in which the same semiconductor integrated circuit can be used in different conditions, i.e., in the low-voltage/low-consumption current mode and in the high-voltage/high-speed operation mode without increasing the chip size.

In order to achieve the above object, according to the present invention, there is provided a semiconductor integrated circuit comprising an internal circuit having first and second operation modes, the internal circuit being driven with different power supply voltages in the first and second modes, a first external power supply connection terminal to which an external power supply voltage is supplied when at least the first operation mode is selected, a regulator for stepping down the external power supply voltage supplied from the first external power supply connection terminal and supplying the stepped-down voltage to the internal circuit, an external control terminal for receiving an ON/OFF control signal corresponding to the first or second operation mode, control means for setting the regulator in an enable/disable state based on the ON/OFF control signal supplied from the external control terminal, and a second external power supply connection terminal for directly supplying the external power supply voltage to the internal circuit when the second mode is selected.

### Brief Description of the Drawings

Fig. 1 is a block diagram of a semiconductor integrated circuit according to an embodiment of the present invention;

Fig. 2 is a circuit diagram of the semiconductor integrated circuit showing in detail the regulator shown in Fig. 1;

Fig. 3 is a circuit diagram of a conventional regulator built-in semiconductor integrated circuit; and

Fig. 4 is a block diagram of the regulator of the semiconductor integrated circuit shown in Fig. 3.

### Description of the Preferred Embodiment

The present invention will be described in detail with reference to the accompanying drawings.

Fig. 1 shows a semiconductor integrated circuit according to an embodiment of the present invention. Referring to Fig. 1, a semiconductor integrated circuit 101 has an internal circuit 114 for receiving data I0 to Ip and outputting data O0 to Oq, and a regulator 112 for stepping down an external power supply voltage and supplying it to the internal circuit 114 through an internal power supply wiring 113. The semiconductor integrated circuit 101 further has an external control terminal 116 for inputting an ON/OFF control signal to the regulator

112, and two external power supply connection terminals 111 and 115.

In the regulator built-in semiconductor integrated circuit 101 having the above arrangement, when an ON signal is input to the external control terminal 116, the semiconductor integrated circuit 101 operates with a 6-MHz clock frequency. When an OFF signal is input to the external control terminal 116, the semiconductor integrated circuit 101 operates at a high speed with a 12-MHz clock frequency.

The regulator 112 has control elements (to be described later) for turning on/off the regulating operation based on the ON/OFF signal input to the external control terminal 116. The external power supply connection terminal 111 serves for supplying the external power supply voltage to the regulator 112 when the regulator 112 is to be used, i.e., in the low-voltage/low-consumption current mode. The external power supply connection terminal 115 is connected to the output side of the regulator 112 and directly supplies an external power supply voltage VDD (5 V) to the internal circuit 114 through the internal power supply wiring 113 in the high-voltage/high-speed operation mode. Terminals, e.g., a clock signal input terminal, other than those described above are not illustrated.

Fig. 2 shows an example of the semiconductor integrated circuit showing in detail the arrangement of the regulator 112 shown in Fig. 1. Referring to Fig. 2, the regulator 112 has a reference voltage generating circuit 121, a comparator 122, an output control transistor (Tr1) 123, transistors (Tr2 to Tr4) 125, 126, and 128 serving as the control elements described above, an output resistor 124, and an inverter 127. The reference voltage generating circuit 121 comprises a Zener diode that generates a reference voltage. The comparator 122 compares the reference voltage generated by the reference voltage generating circuit 121 with the output voltage of the regulator 112 and outputs a control signal corresponding to a change in output voltage. The output resistor 124 is connected in series with the transistor 123. The inverter 127 is connected to the gate of the transistor 128.

The transistor 123 comprises a p-type MOS transistor and controls the output level of the regulator 112 based on the control signal output from the comparator 122. The comparator 122 compares the output voltage of the regulator 112 with the reference voltage output from the reference voltage generating circuit 121 and drives the transistor 123 with a difference signal indicating a difference between the output voltage and the reference voltage. With this arrangement, the external power supply voltage VDD (5 V) supplied from the external power supply connection terminal 111 is stepped down to 2.8 V and is supplied to the internal circuit 114 through the internal power supply wiring 113.

The transistors 125 and 126 respectively comprise enhancement type MOS transistors, the gates of which receive an ON/OFF control signal output from the exter-

nal control terminal 116, and are connected to the power supply lines extending from the external power supply connection terminal 111 to the reference voltage generating circuit 121 and comparator 122, respectively. The transistors 125 and 126 serve as switching elements and turn on/off power supply to the reference voltage generating circuit 121 and comparator 122, respectively, in accordance with the ON/OFF control signal input to their gates through the external control terminal 116.

With this arrangement, when an "L" level signal is given to the external control terminal 116 as the ON signal, the two transistors 125 and 126 are turned on to supply power to the reference voltage generating circuit 121 and comparator 122, respectively. The comparator 122 is turned on, i.e., is set in the enable state. When an "H" level signal is supplied to the external control terminal 116 as the OFF signal, both the transistors 125 and 126 are turned off to cut power supply from the reference voltage generating circuit 121 and comparator 122, respectively. As a result, the regulator 112 is turned off, i.e., is set in the disable state.

The transistor 128 comprises an NMOS transistor, the gate of which receives the ON/OFF control signal supplied from the external control terminal 116 through the inverter 127, and is connected in series with an output circuit consisting of the transistor 123 and output resistor 124 at the output stage of the regulator 112.

With this arrangement, when an ON signal, i.e., an "L" level signal, is input to the external control terminal 116, the transistor 128 is turned on to constitute the output circuit of the regulator 112. When an OFF signal, i.e., an "H" level signal, is input to the external control terminal 116, the transistor 128 is turned off. Accordingly, when power supply to the reference voltage generating circuit 121 and comparator 122 is cut by the OFF signal input to the external control terminal 116 to set the regulator 112 in the disable state, the transistor 128 cuts the current flowing from the external power supply connection terminal 111 to the GND through the output control transistor 123 (Tr1) and the resistor (R) 124. Simultaneously, the transistor 128 also cuts the current flowing from the external power supply connection terminal 115 to the GND of the regulator 112 through the internal power supply wiring 113.

The semiconductor integrated circuit 101 having the above arrangement can be used both in the low-voltage/low-consumption current mode and the high-voltage/high-speed operation mode by inputting the ON/OFF control signal to the external control terminal 116 to selectively set the regulator 112 in the enable/disable state.

This will be described in detail. When the semiconductor integrated circuit 101 is to be used in the low-voltage/low-consumption current mode, an ON signal is input to the external control terminal 116 to set the regulator 112 in the enable state. Then, the external power supply is connected to the external power supply con-

nection terminal 111. The regulator 112 steps down the external power supply voltage VDD (5 V) input through the external power supply connection terminal 111 to 2.8 V and supplies it to the internal circuit 114 through the internal power supply wiring 113. At this time, the internal circuit 114 operates with a 6-MHz clock frequency, so that the current consumed by the semiconductor integrated circuit 101 decreases.

When the semiconductor integrated circuit 101 is to be used in the high-voltage/high-speed operation mode, an OFF signal is input to the external control terminal 116 to set the regulator 112 in the disable state. Then, the external power supply is connected to the external power supply connection terminal 111 and external power supply connection terminal 115. The external power supply voltage VDD is directly supplied from the external power supply connection terminal 115 to the internal circuit 114 through the internal power supply wiring 113, and the internal circuit 114 operates at a speed with a 12-MHz clock frequency.

At this time, the external power supply voltage is supplied to the external power supply connection terminal 111 as well in order to eliminate a potential difference between the source and drain of the output control transistor 123 in the regulator 112, so a current does not flow from the external power supply connection terminal 115 to the external power supply connection terminal 111.

The external power supply connection terminal 115 is connected to the internal power supply wiring 113, i.e., to the output of the regulator 112. Therefore, a capacitance 117 that stabilizes the output voltage of the regulator 112 can be connected to the external power supply connection terminal 115, as shown in Fig. 1. More specifically, the external power supply connection terminal 115 can also serve as a connection terminal to which an output voltage stabilizing capacitance is connected.

At this time, the external power supply connection terminal 115 can be connected to the output stabilizing capacitance 117 not only in the low-voltage/low-consumption current mode where the regulator 112 is set in the enable state, but also in the high-voltage/high-speed operation mode where the regulator 112 is set in the disable state. In this case, the output stabilizing capacitance 117 serves as a bypass capacitor between the external power supply and GND.

Since the transistors 125, 126, and 128 arranged as the switching elements of the regulator 112 do not supply any current to the internal circuit 114, they need not have a large power capacity W. As a result, a large layout area is not required, and the chip size of the semiconductor integrated circuit 101 does not increase.

In the above description, although the clock frequency in the low-voltage/low-consumption current mode and that in the high-voltage/high-speed operation mode are respectively 6 MHz and 12 MHz, the clock frequencies are not limited to them when practicing the

present invention.

Although the description was made by setting the regulation voltage supplied by the regulator 112 to the internal circuit 114 to 2.8 V, the regulation voltage in the low-voltage/low-consumption current mode of the semiconductor integrated circuit according to the present invention is not limited to this.

As has been described above, according to the present invention, the semiconductor integrated circuit having one built-in regulator can be used in different modes, i.e., in the low-voltage/low-consumption current mode and in the high-voltage/high-speed operation mode by switching. Therefore, one type of common semiconductor integrated circuit can be used for a plurality of products having, e.g., different operation speeds.

Different types of integrated circuits need not be designed and fabricated in accordance with the condition for use, i.e., in accordance with the modes. Since these integrated circuits can be fabricated with one mask, the manufacturing cost of the regulator built-in semiconductor integrated circuit can be decreased. Since a common internal circuit can be used, common software can be used, thus decreasing time and cost required for development of the software.

The external power supply connection terminal for directly supplying the external power supply voltage to the internal circuit can also serve as an output voltage stabilizing capacitance connection terminal. When compared to the conventional regulator built-in semiconductor integrated circuit, the number of terminals, excluding the external control terminal, is not increased.

Since the control means for turning on/off the regulator does not require a transistor having a large power capacity, i.e., a large W, a regulator built-in semiconductor integrated circuit that can be used in different operating conditions can be provided without increasing the chip size.

## Claims

1. A semiconductor integrated circuit characterized by comprising:

an internal circuit (114) having first and second operation modes, said internal circuit being driven with different power supply voltages in the first and second modes;

a first external power supply connection terminal (111) to which an external power supply voltage is supplied when at least the first operation mode is selected;

a regulator (112) for stepping down the external power supply voltage supplied from said first external power supply connection terminal and supplying the stepped-down voltage to said internal circuit;

an external control terminal (116) for receiving

an ON/OFF control signal corresponding to the first or second operation mode;

control means (125, 126, 128) for setting said regulator in an enable/disable state based on the ON/OFF control signal supplied from said external control terminal; and

a second external power supply connection terminal (115) for directly supplying the external power supply voltage to said internal circuit when the second mode is selected.

2. A circuit according to claim 1, wherein said second external power supply connection terminal is connected to an output of said regulator so that an output voltage stabilizing capacitance is selectively connected thereto.

3. A circuit according to claim 1, wherein said control means comprises

first switching means (125, 126), connected to a supply line of the external power supply voltage which extends from said first external power supply terminal to said regulator, and turning on/off based on the ON/OFF control signal supplied from said external control terminal, and

second switching means (128), connected in series with an output resistor (124) on an output stage of said regulator, and turning on/off based on the ON/OFF control signal supplied from said external control terminal.

4. A circuit according to claim 3, wherein

said first switching means turns off and stops power supply from said first external power supply connection terminal to said regulator when the ON/OFF control signal supplied from said external control terminal is an OFF signal, and  
said second switching means turns off and cuts a current flowing from said second external power supply connection terminal to said regulator when the ON/OFF control signal supplied from said external control terminal is an OFF signal.

5. A circuit according to claim 3, wherein

said regulator comprises

a reference voltage generating circuit (121) for generating a reference voltage from the external power supply voltage supplied from said first external power supply connection terminal, a comparator (122) for comparing an output voltage of said regulator with the reference voltage output from said reference voltage gener-

ating circuit and outputting a control signal in accordance with a comparison result, and an output control first transistor (123) for controlling a current flowing through said output resistor in accordance with the control signal 5 output from said comparator, and said first switching means comprises a second transistor (125) connected to a power supply line extending from said first external power supply connection terminal to said refer- 10 ence voltage generating circuit, and a third transistor (126) connected to a power supply line extending from said first external power supply connection terminal to said comparator. 15

6. A circuit according to claim 3, wherein

said first switching means comprises a PMOS transistor, and 20 said second switching means comprises an NMOS transistor.

7. A circuit according to claim 1, wherein said first and second external power supply connection terminals 25 are supplied with an external power supply voltage when the first operation mode is selected.

8. A circuit according to claim 1, wherein said internal circuit has the first operation mode comprising a 30 low-voltage/low-consumption current mode and the second operation mode comprising a high-voltage/high-speed operation mode.

35

40

45

50

55




FIG. 1




FIG. 2






FIG. 3  
PRIOR ART




FIG. 4  
PRIOR ART

(19)



Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11)

**EP 0 843 247 A3**

(12)

**EUROPEAN PATENT APPLICATION**

(88) Date of publication A3:  
10.03.1999 Bulletin 1999/10

(51) Int. Cl.<sup>6</sup>: **G05F 1/46**

(43) Date of publication A2:  
20.05.1998 Bulletin 1998/21

(21) Application number: 97120192.6

(22) Date of filing: 18.11.1997

(84) Designated Contracting States:  
**AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC  
NL PT SE**  
Designated Extension States:  
**AL LT LV MK RO SI**

(72) Inventor: **Ochi, Masatoshi**  
**Minato-ku, Tokyo (JP)**


(74) Representative:  
**Glawe, Delfs, Moll & Partner**  
**Patentanwälte**  
**Postfach 26 01 62**  
**80058 München (DE)**

(30) Priority: 19.11.1996 JP 307894/96

(71) Applicant: **NEC CORPORATION**  
**Tokyo (JP)**

**(54) Regulator built-in semiconductor integrated circuit**

(57) A semiconductor integrated circuit includes an internal circuit, a first external power supply connection terminal, a regulator, an external control terminal, transistors, and a second external power supply connection terminal. The internal circuit has first and second operation modes. The internal circuit is driven with different power supply voltages in the first and second modes. An external power supply voltage is supplied to the first external power supply connection terminal when at least the first operation mode is selected. The regulator steps down the external power supply voltage supplied from the first external power supply connection terminal, and supplies the stepped-down voltage to the internal circuit. The external control terminal receives an ON/OFF control signal corresponding to the first or second operation mode. The transistors set the regulator in an enable/disable state based on the ON/OFF control signal supplied from the external control terminal. The second external power supply connection terminal directly supplies the external power supply voltage to the internal circuit when the second mode is selected.



**FIG. 1**

**EP 0 843 247 A3**



European Patent  
Office

## EUROPEAN SEARCH REPORT

Application Number  
EP 97 12 0192

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
X	US 5 184 031 A (HAYAKAWA SHIGEYUKI ET AL) 2 February 1993	1-3,7,8	G05F1/46
A	* the whole document * ---	4-6	
X	EP 0 461 788 A (MITSUBISHI ELECTRIC CORP) 18 December 1991	1,7	
A	* the whole document * ---	2-6,8	
X	FR 2 680 585 A (SAMSUNG ELECTRONICS CO LTD) 26 February 1993	1	
A	* the whole document * -----	2-8	
The present search report has been drawn up for all claims			TECHNICAL FIELDS SEARCHED (Int.Cl.6)
			G05F
Place of search		Date of completion of the search	Examiner
THE HAGUE		18 January 1999	Schobert, D
<p>CATEGORY OF CITED DOCUMENTS</p> <p>X : particularly relevant if taken alone  Y : particularly relevant if combined with another document of the same category  A : technological background  O : non-written disclosure  P : intermediate document</p> <p>T : theory or principle underlying the invention  E : earlier patent document, but published on, or after the filing date  D : document cited in the application  L : document cited for other reasons  .....  &amp; : member of the same patent family, corresponding document</p>			

LPO FORM 1503 03 82 (P04C01)

**ANNEX TO THE EUROPEAN SEARCH REPORT  
ON EUROPEAN PATENT APPLICATION NO.**

EP 97 12 0192

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on  
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

18-01-1999

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
US 5184031	A	02-02-1993	JP	2085919 C	23-08-1996
			JP	4212786 A	04-08-1992
			JP	7122992 B	25-12-1995
			KR	9410419 B	22-10-1994
			US	5347170 A	13-09-1994
-----					
EP 0461788	A	18-12-1991	JP	4047591 A	17-02-1992
			US	5189316 A	23-02-1993
-----					
FR 2680585	A	26-02-1993	KR	9408286 B	09-09-1994
			DE	4226047 A	25-02-1993
			GB	2259575 A,B	17-03-1993
			IT	1255813 B	16-11-1995
			JP	2662345 B	08-10-1997
			JP	6295585 A	21-10-1994
			US	5349559 A	20-09-1994
-----					

EPO FORM P0459

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82

**THIS PAGE BLANK (USPTO)**